ABSTRACT A shielded-differential annular through-silicon via (SD-ATSV) is proposed and investigated. The equivalent circuit model is developed with the influence of the electrically floating silicon substrate taken into account. By virtue of the circuit model, the frequency-and time-domain electrical characterizations of the SD-ATSV are conducted. Furthermore, the thermo-mechanical stress of the SD-ATSV is captured and compared with that of the shielded-differential cylindrical through-silicon via. It is demonstrated that by utilizing the SD-ATSV, the keep-out zone can be reduced without performance degradation.
ATSVs as the signal transmission paths and an outer shielding shell as the current return path, is herein proposed.
Similar to other kinds of TSVs, the inner ATSVs and outer shielding shell of the SD-ATSV are surrounded by thin oxide layers to prevent leakage current, and the metaloxide-semiconductor (MOS) structures are thereby formed. According to MOS theory, the parasitic capacitance of the TSV decreases with increasing bias voltage, which has been neglected in early studies [14] , [15] . Moreover, for the SD-ATSV with no substrate contacts on the inner silicon, the electric field is from inner ATSVs to the outer shielding shell, i.e., the inner silicon substrate is electrically floating [23] - [25] . Under such circumstances, the minority carriers in the silicon substrate (e.g., electrons in the p-type silicon) flow alternatively between the signal and ground vias with varying bias voltage, which makes the TSV capacitance more complicated. It is evident that the influence of the floating silicon substrate on the electrical characteristics of the SD-ATSV should be taken into account.
The aim of this work is to accurately model the SD-ATSV in a wideband frequency range. The rest of this paper is organized as follows. In Section II, the equivalent circuit model of the SD-ATSV is presented, with the nonlinear MOS capacitance treated appropriately by using the symbolically-defined device (SDD) block. Based on the circuit model, the frequency-and time-domain analyses of the SD-ATSV are carried out in Section III. Furthermore, the thermo-mechanical characteristics of the SD-ATSV are captured and compared with that of the conventional SD-TSV in Section IV. Finally, some conclusions are drawn in Section V.
II. CIRCUIT MODEL OF SD-ATSV
The top cross-sectional view of the SD-ATSV and the insight view of an inner ATSV are depicted in Fig. 1 , with the related geometrical parameters explained in Table 1 . A SD-ATSV is comprised of a pair of inner ATSVs and an outer shielding shell. Herein, the inner ATSVs act as the differential transmission lines and the outer shielding shell serves as the current return path. Each metal via is surrounded by two oxide layers (usually SiO 2 ) for DC isolation. A metaloxide-semiconductor (MOS) structure is formed, i.e., a depletion region appears when the bias voltage exceeds the flat-band voltage [26] , [27] . The width of the depletion region is determined by the bias voltage, substrate doping concentration, and environment temperature.
From the fabrication perspective, the deep etching process of silicon is one of the fundamental steps for manufacturing SD-ATSV. Although there is no experimental demonstration of the SD-ATSV, the annular trench has been successfully realized, and the TSV aspect ratio continuously increases [28] - [31] . By etching the inner and outer annular trenches simultaneously, the SD-ATSV can be fabricated using the conventional TSV process technology [32] . However, it is very difficult to etch the annular trenches for the inner signal vias due to their large ratio of trench depth to width. This issue can be resolved by etching vias and partially filling Cu inside. By adopting appropriate filling conditions, the inner ATSVs can be built by electroplating Cu on the sidewalls of the vias [33] , [34] . In this scenario, the silicon/silicon oxide substrate inside the ATSVs is replaced with air, as shown in Fig. 1 . As demonstrated in [35] , the material inside the ATSVs has negligible influence on the electrical characteristics, so the modeling procedure of such SD-ATSV is the same as that of the original SD-ATSV. Fig. 2 shows the equivalent circuit model of the SD-ATSV. It is worth noting that the depletion layers inside the inner ATSVs and outside the shielding shell can be ignored as they have little impact on the overall admittance [35] . The impedance of an inner signal ATSV is given as [36] where T = √ ωµ 0 σ m e jπ/4 , ω is the angular frequency, µ 0 is the permeability in vacuum, σ m is the conductivity of the filling conductive material (usually Cu), and I j i (·) (i, j = 1, and 2) is the modified Bessel function of the kind j of order i.
A. IMPEDANCE EXTRACTION
The resistance R TSV and the internal inductance L in of an inner ATSV could be calculated by
Similarly, the impedance Z shield of the shielding shell can be calculated by replacing r 1 and r 2 with r 7 and r 8 in (1). The external inductance induced by the ATSV and the shielding shell can be calculated as [37] , [38] 
The loop inductance L between the ATSV and the shielding shell can be given as [39] 
The mutual inductance between two ATSVs can be obtained as [40] 
Herein, the mutual external inductance L m,ex and the coupling coefficient k can be calculated as [14] L m,ex = µ 0 2π ln
B. ADMITTANCE EXTRACTION As aforementioned, the depletion layers appear when the bias voltage exceeds the flat-band voltage. Considering the influence of floating silicon substrate, the extraction of the parasitic capacitance is described in the following.
The relationship between the initial surface potential ϕ s0 and the initial oxide potential drop V ox0 can be expressed as
where ϕ ms refers to as the work function difference between the TSV filling conductive material and the silicon substrate. ϕ ms can be calculated by [41] 
where ϕ m is the work function of TSV filling conductive material, q is the elementary positive charge, k is Boltzmann's constant, T is the temperature, χ and E g are the electro affinity and energy gap of the silicon substrate, respectively, N a is the doping concentration of the silicon substrate (which is assumed as 1.25×10 15 cm −3 therein), and n i is the intrinsic carrier concentration which can be obtained as [8] n i = 9.38 × 10 
As shown in Fig. 2 , V i (i = 1, 2, and 3) denotes the bias voltage applied on each ATSV and the shielding shell. Here, the zero-field potential in the silicon substrate is defined as V sub , and after the bias voltage is applied, the following relationships can be obtained as
where ϕ s,i and V ox,i (i = 1, 2, and 3) represent the surface potential and the oxide voltage drop, respectively. The bias voltages could be calculated by mathematically eliminating V sub and figuring out other unknown variables.
Since the TSV height is much larger than its diameters, the electrostatics of the TSV surrounded by electrically floating silicon substrate can be obtained by solving the following Poisson equations [40] , [42] 
with the boundary conditions: (18) where ϕ(ρ) denotes the potential of radius ρ, ε Si is the permittivity of silicon, and p (ρ) and n(ρ) are functions of ϕ(ρ) as follows: (20) 33240 VOLUME 6, 2018
The surface electric field ξ s and the total surface charge Q s can be defined as functions of the temperature T and the surface potential ϕ s [42] 
where F(ϕ s , T ) is derived by integrating equation (14) from zero to silicon surface, and ρ s denotes the radius of oxide/depletion interface.
Considering an enclosed Gaussian box that consists of the metal, oxide and silicon substrate interfaces, the net charge enclosed inside the box must be zero (since the electric field outside the box is zero) [23] :
The total charge Q ox of the oxide layer is herein set as zero, so the accumulated charges on the metal surface Q m could be obtained. Thus, the oxide voltage drops V ox,i can be calculated as [23] 
where C ox,i is the oxide capacitance and can be calculated by
, for signal ATSVs (25)
, for shielding shell (26) According to the conservation law of charge, one has
Therefore, by using the method of simultaneous equations (8)- (13) and (23)- (27), the relationship of the bias voltage V i applied to the SD-ATSV can be calculated as follows:
Furthermore, the depletion capacitances can be obtained as
, for signal ATSVs (31)
, for shielding shell (32) The MOS capacitances of each signal ATSV and shielding shell can be obtained by cascading the oxide capacitance of oxide and the depletion capacitance, i.e.,
, i = 1, 2, and 3. (33) Then, the depletion widths can be calculated by
, for shielding shell (35) Based on the theory of multiconductor transmission line, the substrate capacitance can be obtained as [ 
where C Si1 and C Si2 are the capacitance between two ATSVs and between a ATSV and shielding shell, respectively. The inductances can be calculated by
The substrate conductance G Si,i (i = 1 and 2) can be obtained as
where σ Si is the silicon conductivity and can be calculated by
Therefore, the admittance of the SD-ATSV can be extracted. Here, the SD-ATSVs under two different geometrical configurations A and B are considered, and their dimensions are given in Table 2 . As the annular trenches have been fabricated in [28] and [29] , and the TSV aspect ratio is expected to reach 20:1 [31] , it is feasible to fabricate the SD-ATSV of configuration A. The inner ATSVs can be obtained by electroplating Cu layer on the sidewalls of the vias [34] . Furthermore, the influence of the SD-ATSV scaling is considered by shrinking it to about 5 times smaller (see Column 2 in Table 2 ). It is worth noting that the circuit model in Fig. 2 is scalable as all the elements have physical significance.
Consider an inner ATSV of the SD-ATSV with configuration A. Fig. 3(a) plots the relationship between the surface charge density (Q sd = Q s /(2πρ s h TSV )) and the surface potential. It can be seen that, at the static/low frequencies (<10 MHz), the curves of the surface charge density can be divided into three regions: accumulation, depletion, and inversion regions. The flatband and threshold voltages are introduced at the turning points of three regions. The flatband voltage can be calculated by (9) , while the threshold voltage is obtained at the threshold condition, i.e., ϕ s = (2kT /q) · ln (N a /n i ). For high frequency signals (>10 MHz), however, the surface charge density remains unchanged as the bias voltage exceeds the threshold voltage. This is because the minority carrier generation rate cannot keep up with the high frequency signals, and therefore, the surface charge density increases slightly with the potential in the inversion region [23] .
In order to gain insight into the relationship between the surface charge density and the depletion capacitance, Fig. 3(b) depicts the depletion capacitance versus the surface potential. Similarly, the curve of the depletion capacitance can also be divided into three regions mentioned above. The depletion capacitance decreases in both the accumulation and depletion regions. In the inversion region, it increases and remains unchanged at low and high frequencies, respectively. As the temperature increases, the depletion capacitance decreases in the accumulation region and increases in the inversion region. The temperature rise leads to an increased ratio of (ϕ s /ρ s ) 2 to F (ϕ s ), thereby resulting in a wider inversion region and decreased threshold voltage [42] . Moreover, the oxide capacitance C ox = 1.75 × 10 −4 F/m 2 is illustrated in Fig. 3(b) . It is worth noting that the depletion capacitance is much larger than the oxide capacitance in the accumulation region and the low frequency inversion region. As the TSV capacitance is a series combination of the oxide and depletion capacitances, it can be predicted that the TSV capacitance is almost unchanged in these regions.
Figs. 4(a) and (b) show the capacitance-voltage (C-V) curves of the SD-ATSV at low and high frequencies, respectively. Similarly, the C-V curves can be divided into the accumulation, depletion, and inversion regions. It can be seen from Fig. 4(a) that at static/low frequency, with the increasing bias voltage, the MOS capacitance is initially the oxide capacitance, then decreases as the bias voltage exceeds the flat-band voltage, and finally increases to the oxide capacitance as the bias voltage exceeds the threshold voltage. For high-frequency signal, the MOS capacitance is kept at its minimum value in the inversion region. The impact of temperature variation on the C-V curves of the SD-TSV is also illustrated, as shown in Fig. 4 . It is evident 33242 VOLUME 6, 2018 that the oxide capacitance is independent with the temperature variation, while the depletion capacitance increases with the temperature in the inversion region.
Furthermore, the total MOS capacitance of the SD-ATSV, which can be calculated by Fig. 5 . It can be seen that, at low-frequency, the total MOS capacitances in the range of |V| > 3V are almost unchanged as the temperature increases. This is because when |V | > 3V, the depletion region is not formed, and the MOS capacitance is equal to (C ox1 + C ox2 )
, where the oxide capacitances are independent with the temperature variation. However, as shown in Fig. 5(b) , for high frequency signal, the total MOS capacitance increases with the temperature at the two end regions of the curve, and decreases around the central region.
Figs. 6(a) and (b) show the low-frequency silicon capacitances between two inner ATSVs and between an inner ATSV and the outer shielding shell, respectively. It is found that the silicon capacitance at the two end regions of the curve is kept almost unchanged with the temperature rise. The maximum value occurs around the central region, and it decreases significantly with the increasing temperature. Note that the load capacitance between signal and ground in the SD-ATSV is a series combination of the MOS capacitance and the silicon capacitance. As the silicon capacitance is much smaller than the MOS capacitance, the load capacitance is mainly determined by the silicon capacitance, and therefore is in the range of several tens of femtofarads (fF).
III. ELECTRICAL CHARACTERISTICS A. FREQUENCY-DOMAIN ANALYSIS
For frequency-domain analysis of the SD-ATSV, a four-port single-ended model shown in Fig. 2 is employed. After extracting the four-port mixed-mode S-parameters, the differential-and common-mode S-parameters can be computed. The proposed model is validated using a commercial full-wave electromagnetic simulation tool (HFSS [43] ) with the two set of geometrical configurations as listed in TABLE 2.
Figs. 7 and 8 show the magnitudes of differential-and common-mode S 11 and S 21 of configurations A and B for three different cases: 1) without depletion (i.e., w dep equals to zero); 2) nonlinear depletion (i.e., w dep is a function of bias voltage); and 3) maximum depletion (i.e., w dep equals to its maximum value). In the figures, the HFSS simulation results are labeled by symbols, while the results obtained from the circuit model are plotted using lines. It is evident that the modeled and simualted results agree well with each other. Note that the case of nonlinear depletion cannot be simulated using the HFSS as the capacitance is voltage dependent. It is demonstrated that ignoring the voltage-dependent MOS capacitance would lead to inaccuracy for both differential-and common-mode S-parameters. Moreover, the impact of temperature variation on the S-parameters of the SD-ATSV with floating inner silicon is illustrated in Fig. 9 . It is found that both the differential-and common-mode insertion losses are reduced with the increasing temperature, which is mainly attributed to the decreased silicon conductivity according to (40) .
B. TIME-DOMAIN ANALYSIS
Taking the SD-ATSV of configuration A (see Table 2 ) for example, the time-domain analysis is performed in this subsection. Fig. 10(a) shows a symbolical differential transmission line model of the inner ATVs. A set of low voltage differential signal (LVDS), which is comprised of two sets of low square-wave voltage sources (V p and V n ) with opposite polarity, is used as the input voltage. Herein, V p is the source voltage with positive polarity. It has a fundamental frequency of 2 GHz (i.e., a period T of 500 ps), and its amplitude is from 0.45 V to 0.75 V with both rising and falling times of 50 ps. V n is a reverse polarity voltage with respect to V p . The output voltages (V p and V n ) can be captured as LVDS transmits along the two ATSVs.
The nonlinear capacitance of the inner ATSVs and the outer shielding shell C i (i = 1, 2, 3) in (33) can be derived by solving the following equation:
, and 3. (41) where i i (t) is the current flowing through the oxide and depletion capacitances and v i (t) is the voltage between the ends of two capacitances. Fig. 10(b) shows the Symbolicallydefined devices (SDD) block in the Keysight ADS [44] , which can be used to model the nonlinear MOS capacitances of the SD-ATSV. The transient waveforms of the SD-ATSV with electrically floating silicon substrate can be obtained by using the same method proposed in [45] . As shown in Fig. 11 , the output voltage of each ATSV (V p and V n ) is an imperfect squarewave voltage. The different-mode voltage (V diff ) and the common-mode voltage (V comm ) are given as Fig. 12 shows the transient waveforms of the output voltages for three cases mentioned above. In order to validate the circuit model, the S-parameters from HFSS are imported into the S4P block in ADS to perform a time-domain simulation. It is evident that the results obtained from the circuit model and the S4P simulation agree well with each other. From  Fig. 12 , it can be seen that the voltages of three cases may lead to about 5% difference. This phenomenon can be readily explained by Fig. 13 . The total MOS capacitance of the SD-ATSV with the floating inner silicon is approximately located at the middle level of the maximum and minimum values.
As the number of stacking layers increases, the impacts of floating silicon substrate on the transient output voltage waveforms become more significant, as shown in Fig. 14 . Moreover, Fig. 15 depicts the transient output voltage waveforms of the SD-ATSV for different temperatures. As the temperature rises, the silicon conductivity decreases, thereby leading to lower signal leakage and increased output voltage amplitude.
IV. COMPARISON WITH SD-TSV
In this section, the electrical and thermo-mechanical characteristics of the SD-ATSV are compared with those of the conventional SD-TSV.
A. ELECTRICAL PERFORMANCE configuration B. The geometrical parameters of the SD-TSV are the same as those of the SD-ATSV except that the inner metal radius of the ATSV is set to be zero, i.e., r 1 = 0. It is evident that the SD-ATSV has the comparable performance with the SD-TSV for differential-and common-mode signal propagations. On the one hand, the mutual admittance plays a major role in the signal leakage. The mutual admittances of the SD-TSV and the SD-ATSV are the same with each other as they are merely related to the outer edges of the signal vias and the inner edge of the shielding shell. On the other hand, although the internal inductance of the shielded pair vias is changed when replacing the cylindrical vias with the annular ones, it is much smaller than the external inductance and therefore can be neglected.
B. THERMO-MECHANICAL CHARACTERISTICS
During the manufacturing processes, thermal stress is induced by the mismatch of the thermal expansion coefficients of various materials employed in the fabrication [17] . The thermo-mechanical characteristics of the SD-ATSV of configuration B are captured and compared with those of the SD-TSV by using the commercial multiphysics simulation tool COMSOL [46] . For reducing the simulation time, only a quarter of the TSV structure is used for simulation, as shown in Fig. 17 . The boundary conditions of ''symmetry'' are set for the top and front cross sections. Here, the linear elastic materials are utilized, with the material parameters listed in Table 3 . A thermal load, which is used to simulate the temperature drop from the annealing temperature to the room temperature, is assumed to be −250 • C to imitate the thermal circumstance [21] . Fig. 18 shows the simulated thermal stresses of the SD-TSV and the SD-ATSV along the x-axis. The thermal stress decreases along the radial direction when away from the centers of the TSV. It is found that the thermal stress near the outer edge of the shielding shell can be reduced by 25 MPa by replacing the cylindrical vias with the annular ones. Moreover, as discussed earlier, the inner ATSVs can be fabricated by electroplating Cu layer on the sidewalls of the vias. The material inside the ATSVs is replaced with the air in this scenario. It is found that the thermal stress of such air-core SD-ATSV is almost the same as that of the original SD-ATSV (see Fig. 18 ), which is because the reduction in the thermal stress is mainly attributed to the reduction in the metal ratio of the inner ATSVs [20] .
As the thermal mismatch stress induced by TSVs may affect the substrate carrier mobility and thereby degrades the device performance, the keep-out zones (KOZs) of the SD-TSV and the SD-ATSV are calculated [47] . Considering the angle between the transistor and the radial stress, four kinds of device properties are studied: 1) pMOS that is parallel to the radial stress; 2) pMOS that is perpendicular to the radial stress; 3) nMOS that is parallel to the radial stress; and 4) nMOS that is perpendicular to the radial stress. The KOZ is calculated by [21] KOZ = r| | ×σ rr (r)×β(θ )|<5% .
where σ rr is the radial stress, β (θ ) is an orientation factor, θ is the angle between transistor channel and radial stress, and is 71.8 × 10 −11 Pa −1 and −31 × 10 −11 Pa −1 for pMOS and nMOS respectively. Specifically, β (0 • ) = 1, and β (90 • ) is −0.6 and 0.5 for pMOS and nMOS respectively. As shown in Fig. 19 , the KOZs induced by the SD-ATSV is about 22% smaller than that of the SD-TSV for different device properties. For the SD-ATSV, the inner metal ratio, which can be defined as (r 2 − r 1 )/r 2 of the inner ATSVs, has an impact on the KOZ. Fig. 20 shows the KOZ induced by the SD-ATSV for pMOS at θ = 0 • with different inner metal ratios. In the figure, the KOZ induced by the SD-TSV is also plotted for comparison. It is evident that a lower rate of metal leads to smaller KOZ. As the metal ratio increases, the KOZ of the SD-ATSV increases rapidly and tends to that of the SD-TSV. Finally, the influences of the thermal load on the KOZs of the SD-TSV and SD-ATSV are illustrated in Fig. 21 . It is shown that the KOZs decrease with the increasing thermal load, and the KOZ of the SD-ATSV is always smaller than that of the SD-TSV.
V. CONCLUSION
This work proposed a SD-ATSV, which is composed of two inner signal ATSVs and an outer shielding shell. Due to its self-shielding function, the SD-ATSV has better noise immunity than the ground-signal-signal-ground differential TSVs. The fabrication feasibility of the proposed SD-ATSV was briefly discussed. Furthermore, an equivalent circuit model of the SD-ATSV was developed, with the influence of the electrically floating silicon considered. It was found that the MOS capacitance varies with the bias voltage, which is because the minority carriers flow alternatively between the signal and the ground in the floating silicon substrate.
By using the SDD block in Keysight ADS, the voltagedependent capacitances were modeled accurately, and the frequency-and time-domain electrical characteristics of the SD-ATSV were captured and verified against the full-wave electromagnetic simulations. It was found that ignoring the impact of floating silicon substrate would lead to inaccuracy, which becomes more severe with increasing number of stacking layers. The impacts of temperature on the electrical characteristics were also studied. Finally, the electrical and thermo-mechanical characteristics of the SD-ATSV were compared with those of the SD-TSV. It was demonstrated that the SD-ATSV has comparable electrical performance as the SD-TSV for both differential-and common-mode signal propagations since they have the same mutual admittances and external inductances. However, as the metal ratio of the inner ATSVs decreases, the SD-ATSV shows smaller thermal stress and KOZ than the SD-TSV.
